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ABSTRACT *  .   '-* 
Silicon nitride film quality control and reproduci- 
bility are highly essential for achieving the highly 
nonvolatile, electrically alterable MNOS memory transis- 
tors.  In order to achieve this an LPCVD system has been 
designed and installed, a set of test devices has been 
designed to characterize the deposited films, and de- 
vices which would permit understanding of the device 
operation as well as allowing improvement of film de- 
position in an effort to optimize the operational 
characteristics of the memory structure. 
1.  INTRODUCTION 
Metal-Silicon Nitride-Silicon Dioxide-Silicon 
(MNOS) devices have been extensively studied over the 
past fifteen years as the prime choice for a highly 
non-volatile, electrically alterable memory storage de- 
vice.  The geometrical structure has been a simple 
transistor with a thin silicon dioxide layer less than 
40 A* thick and a silicon nitride layer typically 400- 
500 A thick.  Much of the earlier studies has been con- 
ducted on devices with a nitride layer depositied by 
chemical vapor deposition at atmospheric pressure from 
a mixture of silane and ammonia, or from silicon tetra- 
1 —fi 
chloride and ammonia.    From these studies has emerged 
a fairly detailed understanding of the mechanisms of 
charge injection and storage, and the. decay of stored 
charge consequent upon repeated reading of the memory 
content as applicable to a read-only-memory (ROM) or 
upon write/erase cycling as applicable to an electri- 
cally alterable random access memory (RAM).  Still, 
there are several aspects of the device such as the na- 
ture of the nitride defects, their distribution in the 
energy band gap of silicon nitride as also their spa- 
tial distribution that are not well understood. Also, 
the role of the interface states at the silicon-sili- 
con dioxide interface in the overall charge decay scheme 
2 
is not clearly known.  Yet, it has been recognized that 
the formation of the thin oxide as well as the manner 
in which the silicon nitride layer is deposited and the 
annealing sequence the device is subjected to, will 
greatly influence the defect density and their distri- 
bution, both.at the nitride-oxide interface and into 
the nitride.  Therefore, the device fabrication method 
has a significant effect on the charge storage and its 
subsequent discharge influencing the long term device 
behavior.  In this respect, as a technological advance, 
the reduced pressure chemical vapor deposition of sili- 
con nitride has opened up certain possibilities other- 
wise not achievable by the conventional atmospheric 
pressure CVD. 
Low Pressure Chemical Vapor Deposition (LPCVD) 
offers definite advantages such as excellent film homo- 
geneity, better control of film thickness, and as a 
9 10 process line technology, a higher throughput. '   Also, 
it is expected that the electrical properties of the 
nitride layers like film conductivity would be markedly 
superior as compared to the APCVD films.  In addition, 
LPCVD permits the introduction of controlled amounts of 
defects in the silicon nitride by allowing the use of 
controlled deposition ambients.  Therefore, a better 
characterization of the silicon nitride layers formed by 
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LPCVD is highly pertinent, and some amount of work has 
been reported,11'12'13'14'15 both related to the electri- 
cal aspects and the deposition aspects.  The objective 
of this work has been to optimize the film deposition 
conditions so as to form silicon nitride films with im- 
proved electrical characteristics essential for the 
MNOS memory devices. 
In chapter 2 is presented a brief discussion of the 
general theory of LPCVD and the electrical characteri- 
zation of the deposited film.  Chapter 3 provides a 
description of the design criteria and considerations 
behind the installation of the LPCVD system, and the 
system details.  Also, a discussion of the test patterns 
for electrical characterization, details of device fab- 
rication and measurement techniques has been included. 
Chapter 4 contains a brief discussion of results and 
in chapter 5 is presented the conclusions of this work. 
2.  THEORETICAL 
2.1  Theory of LPCVD 
Several reports have appeared on the general aspects 
of the low pressure chemical vapor deposition of thin 
9 12-15 films. '      Some of these have been very detailed and 
presented thermochemical analysis to predict the equilib- 
12 13 
rium phases and growth kinetics.  '   It is instructive 
to examine the influence of reduced pressure on the 
deposition kinetics. 
Film growth by CVD involves transport of the reac- 
tive species to the substrate, adsorption of the reac- 
tive species, chemical reaction at the surface leading to 
nucleation of the deposited phase and its subsequent 
growth.  In such systems, two kinds of chemical equilib- 
ria are possible, viz:  homogeneous equilibrium and 
heterogeneous equilibrium.  In the case of homogeneous 
equilibrium, the deposited solid phase forms in the gas 
phase and is then transported across the stagnant 
boundary layer by diffusion and is then adsorbed on the 
surface.  In the case of heterogeneous equilibrium, the 
reactive species react chemically at the substrate 
surface to form the. solid phase and the gaseous reaction 
products desorb away.  For a thermochemical analysis to 
be justifiable it is essential to know which of these 
two is operative in a given process. 
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In a flowing gas system such as the LPCVD system, 
the degree to which CVD reactions occur is mainly deter- 
mined by kinetic limitations.  The steps involved in 
the overall process may be described as mass-transfer 
controlled and surface-reaction controlled, and the 
slowest of these steps would determine the deposition 
rate.  The rate limiting step would normally be depen- 
dent on the process parameters.  It is, therefore, use- 
ful to see how a system would behave with changes in 
process parameters, namely 
(i)  The total mass or volume flow rate of gases, 
(ii)  The gas velocity in the deposition system, 
(iii)  The concentrations or partial pressures of 
the different vapor species, 
(iv)  The temperature of the deposition system, and 
(v)  The nature of the depositon surface. 
(a)  Mass transport limited process 
In a mass transport limited process, the transport 
of the reactant gases to the deposition region is the 
rate limiting step and is essentially mass input limited, 
In this case, a near equilibrium condition exists, per- 
mitting a valid thermodynamic analysis.  The rate of 
deposition will increase with increase in the mass in- 
put of the reactants and the temperature dependence of 
the rate will be governed by thermodynamics of the 
dominant reaction.  Reactions where transfer of the 
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reactive species between the main gas stream and the 
deposition surface is rate limiting are called diffu- 
sion-controlled.  CVD of polysilicon, silicon dioxide, 
and silicon nitride would fall into this category, 
where the system may be treated as consisting of a 
main gas stream, a deposition surface, and a stagnant 
boundary layer in between the two, as shown in Fig. 1. 
In this case the diffusion flux can be expressed 
16 in terms of the partial pressures according to  : 
J. = D (P? - Pfl)/RTL 
where the suffix i stands for the species 
D  is the diffusion coefficient, 
P? is the partial pressure of the species in the 
main gas stream, 
P.^ is the partial pressure at the surface, 
L  is the thickness of the boundary layer, 
R  is the Universal Gas Constant, and 
T  is the temperature. 
The simplified approach assumes a linear variation 
of the partial pressure across the stagnant layer and 
does not include the effects of temperature gradients 
across the stagnant layer. Also, it does not take into 
account the convection flow near the substrate and the 
variation of the velocity of the gas molecules across 
this layer, 
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The thinner the stagnant boundary layer and the 
higher the diffusion coefficient, the greater the diffu- 
sive flux that results.  The diffusion coefficient of 
the reactive species through the boundary layer is in- 
versely proportional to the pressure.  Therefore, in an 
LPCVD system where the pressure is in the range of a 
torr the diffusion coefficient is 500-1000 times higher 
than its value at atmospheric pressure.  The boundary 
layer thickness is, however, 5-10 times larger in an 
LPCVD system.  The net result is improved mass transport 
to the substrate surface, making the overall process 
to be surface reaction-controlled. 
(b)  Surface reaction-controlled process 
Normally, the reactant would become adsorbed and 
subsequently undergo a chemical reaction at the surface 
or desorb.  What is involved is chemisorption which is 
an activated process and is, hence, exponentially de- 
pendent on temperature.  The rate of adsorption of any 
species depends on the available surface sites, and 
would, therefore, depend on the adsorptive nature of 
the various species present in the ambient.  For the 
growth of stoichiometric films with good thickness uni- 
formity it is essential that there is a steady supply 
of the reactive gases in the right concentration ranges 
and no undesirable solid phase forms.  For instance, 
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with an excessive amount of dichlorosilane in the ambient 
the resulting film would be silicon-rich.  Also, the 
exponential dependence of the growth rate on temperature 
requires that temperature gradients across the wafer 
surface be minimal.  In a hot-walled LPCVD system the 
temperature as well as the reactant concentrations can 
be accurately controlled, permitting stoichiometric 
film growth. 
In the case of LPCVD reactions, a near-equilibrium 
condition exists in the system and thermodynamical cal- 
culations can predict the different species present, and 
for a given set of process parameters one can determine 
which reaction would be dominant and the solid phases 
that may be formed.  The approach is elaborate in that 
one starts with the best available thermochemical data 
for the different species in the system, lists all 
possible reactions, calculates the Gibbs free energy of 
formation and then minimizes the free energy of formation 
for the set of equations to determine the dominant 
species, and using the mass conservation as a constraint 
to estimate the partial pressures of the different gases 
present.  From such an analysis it is possible to 
identify the dominant reactions for a given set of 
process variables.  Such an analysis has been reported 
13 by Spear and Wang  for the deposition of silicon nitride 
and silicon dioxide from mixtures of dichlorosilane 
and ammonia, and dichlorosilane and nitrous oxide, 
respectively, for a given input concentration and total 
pressure and for a range of temperatures, and as a func- 
tion of differing amounts of the reactant gas inputs 
at a given total pressure and temperature.  Their calcu- 
lations identify the dominant reaction for the formation 
of silicon nitride to be one in which silicon tetra- 
chloride reacts with nitrogen and hydrogen with gaseous 
hydrogen chloride as the reaction byproduct.  The ratio 
of silicon to nitrogen in the input has been 3/4 which 
corresponds to the ratio in the stoichiometric com- 
pound.  The reaction is valid for temperatures less than 
1100 K and is given as: 
3SiCl4(g) + 2N2(g) + 6H2(g) - Si3N4(s) + 12HCl(g) 
(2.1) 
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2.2 Electrical Characterization 
Improvement of the electrical properties of the 
MNOS device would require improving the quality of the 
silicon nitride layer.  Conduction properties of the 
silicon nitride along with charge storage and threshold 
voltage shift and its decay can be used for purposes of 
characterizing the deposited films and identifying the 
influence of the deposition ambient conditions. . 
2.2.1 Steady-state current conduction 
Conductivity of the nitride layer has a deleteri- 
ous effect on the long term charge storage, and, par- 
ticularly, the endurance of the device to alternate 
write/erase pulses.  Steady-state current-voltage mea- 
surement on capacitors and transistors is commonly em- 
ployed for this.  The behavior of the device under the 
application of a gate voltage can be understood with the 
help of the energy-band diagrams shown in Fig. 3 and 
Fig. 4 for the device structure shown in Fig. 2.  N- 
type silicon substrate is considered for illustration. 
Under the assumption of dominant electron conduction, 
the following processes of carrier injection may be 
identified.  Under a positive gate voltage the silicon 
surface goes into accumulation and the injection of 
electrons from the silicon conduction band into the 
nitride may take place through: 
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(a) Thermionic field emission, 
(b) Fowler-Nordheim tunnel emission, 
(c) Modified Fowler-Nordheim emission, and 
(d) Direct tunneling to traps in the nitride. 
These contribute to the oxide current J  .  In thin 
ox 
oxide devices tunneling of electrons from the interface 
states at the Si-Si02 interface to traps in the nitride 
also will contribute to the charge injection.  Subse- 
quently electrons are captured by the traps in the ni- 
tride and the charge storage proceeds logarithmically 
in time.  Steady-state would be reached when the nitride 
current equals the oxide current.  Currents in these de- 
vices are nitride bulk-limited and the steady-state 
current would be governed by the set of equations: 
J
n = 
Jox <2'2a> 
<km   (KoxEox "  W£o <2'2b> 
V    = W E    + W    E (2.2c) g        n n ox ox v ' 
where Q. is the charge stored in the nitride assumed to 
be at the interface: K  ,K are the dielectric constants 
ox n 
of the oxide and the nitride; E  »E are the electric 
fields in the oxide and the nitride, respectively; 
W ,W are the oxide and nitride thicknesses and V„ is 
ox n g 
the applied gate voltage. 
The processes involved in the nitride conduction 
are 
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(i)  Field assisted thermal emission of electrons 
from traps into the silicon nitride conduction band 
(Poole-Frenkel conduction), J ,, given by: 
J
nl = C1Enexp(-q<|)1/kT) exp(3pFEn5)    (2.3) 
where C., is a constant depending on the trap 
properties, 
(j)-, is trap depth relative to the conduction 
band edge, 
3/2 
3-DT7 = ^ x:     >  with the optical 
dielectric constant of the nitride layer. 
Though, for illustration purposes, it is enough to 
consider electrons, in reality both electrons and holes 
take part in charge injection and conduction.  Hole 
conduction in silicon nitride has been experimentally 
demonstrated,  and a complete analysis should include 
the contributions from both holes and electrons.  Simi- 
larly, the single trap represented in Figs. 2 and 3 is 
only for illustration.  Several discrete trap levels, 
or even quasicontinuous trap levels in the silicon 
nitride bandgap and with a non-uniform spatial profile 
would be a true representation of the silicon nitride 
traps. 
(ii) Field emission of electrons from traps into 
the conduction band of the nitride gives rise to the 
13 
component J o: 
J
n2 = C2 En2 " exp(-E2/En) (2.4) 
where Eo ,Co are characteristic constants depending 
on the trap level. 
This term would be dominant only at high fields. 
(iii) Hopping of carriers between traps separated 
in energy give rise to component J „: 
J
n3 = C3 En exP(-q<f>3/kT) , (2.5) 
where q(f>3 is the thermal activation energy. 
The net nitride current is: 
J
n - 
J
nl + Jn2 + Jn3 <2-6> 
At room temperature the dominant term is the Poole- 
Frenkel component, J , , for moderate applied nitride 
fields.  The component Jo which is the ohmic component 
is responsible for the nitride conduction at small ap- 
plied voltages.  Jo causes the nitride leakage current 
which becomes the dominant mechanism of charge decay in 
devices subjected to repeated write/erase pulses. 
2.2.2 Charge storage and threshold voltage shift 
When a positive gate voltage is applied to the gate 
of the structure shown in Fig. 2, electrons are in- 
jected into the nitride and are trapped in the nitride. 
This leads to a shift in the capacitance-voltage charac- 
teristic of the device, in the direction of less 
14 
negative threshold voltage.  The threshold voltage 
shift is a function of the charge stored in the nitride 
which may be treated as an effective charge Q. at the 
nitride-oxide interface.  If the applied voltage is 
high enough and applied for sufficiently long time the 
charge stored Q. would reach its saturation value and 
result in a maximum threshold voltage shift.  The charge 
stored is predicted by the continuity of the electric 
displacement flux at the interface, and follows the 
relation: 
KoxEox - KnEn " Vo (2-6) 
Similarly, under an applied negative gate voltage, the 
capacitance voltage characteristic would shift in the 
direction of increased threshold voltage due to hole 
trapping and storage at the interface.  The resulting 
threshold voltages, V ,(+) and V , (-) can be written as: 
Vth<+> = Vth<°> " V+>/Cn <2'7> 
and       Vth(-) = Vth(o) + Qi(-)/Cn (2.8) 
where V , (o) is the initial threshold voltage of the 
device, Ch(+) and Q. (-) are the absolute values 
of the charge stored under saturating positive 
and negative voltages, and C is the nitride 
layer capacitance. 
15 
The DC memory window for the device is given by 
Vtj,(+) - V^C-) •  Subsequent discharge of stored charge 
leads to deterioration of the memory window, and the 
long term decay is linked with the increase in nitride 
17 
conductivity. 
16 
3.  EXPERIMENTAL APPROACH 
3.1 LPCVD System 
3.1.1 Requirements and design criteria 
The system has been designed so as to allow depo- 
sition of silicon nitride, silicon dioxide, and poly- 
silicon from gaseous reactants -- dichlorosilane 
(SiH^Cl^) , silane (SiH,) , ammonia (NHL) , nitrous oxide 
(NoO), and nitrogen (N2).  The system consists of three 
reactors sharing a common gas distribution manifold 
assembly and vacuum assembly.  Each reactor is a typical 
fused silica diffusion tube with a suitable end cap at 
the furnace inlet which would permit good vacuum sealing 
at the low base pressures desired.  These reactors are 
resistance heated and each has a ceramic liner.  The gas 
distribution network will be flexible to select any re- 
actor for silicon nitride, silicon dioxide, or poly- 
silicon deposition.  Also, the gas distribution network 
should allow the addition of other reactant gases with- 
out extensive system modification.  Finally, the system 
may be operated in manual mode or automatic mode under 
microprocessor control.  The overall system has to be 
safe, minimizing, if not totally eliminating, chances of 
any hazards associated with pyrophoric gases.  Component 
materials have to be so selected as to reduce contami- 
nation of the process gases. 
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3.1.2 System description 
Figure 5 presents a block diagram of the LPCVD 
system.  The source gases are housed in two custom- 
constructed gas cabinets with purge assemblies to allow 
purging of all the gas regulators and lines most ef- 
fectively.  The cabinets are vented with 1000 cfm capa- 
city blowers to ensure safe handling of any minor leak 
of the hazardous gases.  The cabinet containing silane 
and dichlorosilane has been provided with a water 
sprinkler to contain any fire hazards.  The gases are 
led from the source cabinets to the gas distribution 
manifolds and from the manifolds to the reactors through 
304/316 stainless steel tubings.  The reactors have a 
common vacuum manifold at the outlet end.  The vacuum 
pumping assembly consists of a 169 cfm roots blower 
backed by a 15 cfm mechanical roughing pump.  The pres- 
sure in the reactors would be monitored at the inlet 
end of each reactor by a pressure transducer of the capa- 
citance manometer type suitable for corrosive gas 
handling and would be controlled by an exhaust throttle 
valve at the reactor outlet.  The mechanical pump has 
been provided with a nitrogen ballast. 
A detailed schematic of the reactor multiplexing 
system is shown in Fig. 6.  The reactant gases are dis- 
tributed to the reactors via three manifolds:  (i) for 
handling the silicon source gases and high purity 
18 
nitrogen, (ii) for handling the oxidizing gas, and 
(iii) for ammonia. 
Mass flow controllers mfcl-mfc5 permit the intro- 
duction of set quantities of the five gases into the 
respective manifolds.  The output of the mass flow con- 
trollers is calibrated in standard ccm.  Pneumatically 
operated valves V1-V5 are used to admit the gases into 
the appropriate manifolds.  Valves V9-V14 direct the 
gases to the three reactors.  Valves V6-V8 handle nitro- 
gen for purging the gas manifolds and lines beyond the 
mass flow controllers.  Vacuum valves VV1-VV3 multiplex 
the three reactors to the vacuum manifold. 
In the standard configuration of the system, poly- 
silicon will be deposited in reactor A, silicon dioxide 
in reactor B, and silicon nitride in reactor C.  Figure 
7 illustrates the typical gas flow scheme for silicon 
nitride deposition.  Silicon source manifold permits 
using dichlorosilane or silane with nitrogen as a di- 
luent or carrier gas.  The SioN, deposition reactor is 
also provided with a nitrogen flush line from the outlet 
end to keep the reactor flushed with nitrogen while 
loading the wafers to reduce the growth of any oxide 
in the short period. 
The system design allows the purging of air or of 
process gases from all lines from the source cylinders 
to the reactors.  Purging the gas distribution manifolds 
19 
involves alternately filling the manifolds with nitro- 
gen by opening valves V6-V8 and evacuating through the 
reactor.  Purging of gas regulators and the remaining 
lines would be accomplished by the deep purge assembly, 
the schematic of which is shown in Fig. 8.  The gas 
cylinder is connected to a deep purge valve (DP).  In 
normal operation, the gases pass through DP, the gas 
regulator, a gas shut-off valve (GS), a sub-micron fil- 
ter, and the pneumatically actuated emergency shut-off 
valve (ES), to the gas manifolds.  With DP in 'purge' 
position nitrogen is introduced into the system through 
the valve P, and vented through valves PV and SV into 
the vacuum manifold.  Such a configuration can be cycle 
purged by alternately pressurizing the volume by nitro- 
gen and then evacuating to allow most efficient purging 
approach. 
For added safety, pneumatically controlled, bellows- 
sealed valves with very low leak rates have been used in 
the gas distribution network.  Also, the use of improved 
connectors of the VCR type minimizes overall leak rates. 
The pneumatic valves are in turn controlled by 3-way 
solenoid valves permitting automation purposes.  The 
vacuum valves W1-VV3 are one-inch diameter ball valves 
controlled by electric actuators.  These actuators are 
wired such that only one of the vacuum valves can be 
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opened at any time, and the line control valves V9-V14 
are so wired as to permit opening of only those lines 
to the one reactor that has been evacuated, thus pre- 
venting inadvertent introduction of process gases to 
an unselected reactor. 
The roots blower and the backing pump are wired 
such that the system would not be operated without the 
backing pump being on. 
Details of system hardware implementation such as 
the gas distribution network, deep purge assembly, end 
cap assembly, and the system control panel have been pre- 
sented in Plates (i) to (vi). 
3.2 Electrical Characterization 
3.2.1 Test pattern design 
Test devices for the characterization of the sili- 
con nitride film and the MNOS structures have been 
designed according to the design rules given in Appendix 
A.  These include large area capacitors and transistors 
and small geometry transistors of the conventional and 
18 the drain-source-protected type.   The cross sections 
of the two types of transistors are shown in Figs. 9(a) 
and (b).  The design is compatible with the CMOS pro- 
cessing and would permit the fabrication of both n- 
channel and p-channel transistors on the same chip. 
Also, in the normal CMOS process sequence capacitors 
on n- and p-Si, as well as on n and p silicon sub- 
21 
strates can be made, allowing various types of charac- 
terization. Details on the test structures and their 
geometry are provided in Appendix B. 
Area has been provided on each chip to measure the 
nitride thickness and refractive index using ellipso- 
metry.  The layout of the structures is shown in Fig. 
10.  These devices would permit characterization of the 
silicon nitride layers and combinations of silicon ni- 
tride and silicon dioxide as required for the study of 
MNOS non-volatile memory transistors.  The test pattern 
design has been completed on the Applicon AGS-860 
system.  The design requires ten levels of photomasks. 
3.2.2 Device fabrication 
Process sequence employed in the fabrication of 
devices is very important in realizing the end results 
and is, therefore,   discussed below.  Cross section 
of the wafer at various points in the fabrication se- 
quence is shown in Figs. 11(a)-(f). 
(i)  Wafer Cleaning 
The starting material is phosphorous-doped 
n-Si<100> of resistivity 5-10 ohm cm.  The wafer is de- 
greased in warm trichloroethylene, acetone, and methanol 
for 5 minutes each and is then rinsed thoroughly in high 
resistivity (18 megohm) DI water.  It then goes through 
a boil in hot sulphuric acid for nearly 10 minutes and 
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is rinsed again.  This is followed by a boil in hot 
nitric acid and DI water rinse.  The wafer is now etched 
in 10% HF to remove the oxide and is rinsed thoroughly, 
(ii)  Intrinsic Gettering 
The cleaned wafer is loaded into an oxidation 
furnace to grow a 6000-7000 8 thick silicon dioxide in 
wet oxygen at 1100° C.  The wafer is then subjected 
to a nitrogen anneal at 1100° C for hours.  The purpose 
of this anneal is to anneal out the defects in the wafer 
through oxygen precipitation, 
(iii)  P-well Formation 
The wafer is coated with Hunt positive photo- 
resist and windows are exposed in regions for the forma- 
tion of P-type well, PR is stripped in acetone, rinsed, 
and the wafer is cleaned using hot sulphuric acid, hot 
nitric acid sequence.  The wafer is etched in 10% HF 
for 1 minute.  The wafer is then loaded into the dif- 
fusion furnace for Boron predeposition at 900° C for 15 
minutes.  After predeposition, the boron glass is re- 
moved in buffered HF and a silicon dioxide layer about 
3000 & is now grown in wet oxygen at 1100° C.  This is 
followed by drive-in diffusion at 1150° C in nitrogen 
ambient for 24 hours.  This would result in P-wells 
nearly 8-9 microns deep. 
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(iv)  P Diffusion 
At this point all the oxide is removed and a 
fresh oxide about 5000 & is grown.  This would allow 
more uniform etching of the oxide in regions where P 
source and drain diffusion is to be done.  Windows are 
also opened for isolation diffusion as well as P con- 
tacts to the substrate.  Boron is predeposited at 900° C 
for 30 minutes, glass stripped in buffered HF and an 
oxide is grown in wet oxygen at 1000° C. 
(v)  N Diffusion 
The wafer is coated with photoresist and win- 
dows are opened for N source and drain diffusions as 
well as substrate contacts.  Phosphorous predeposition 
is carried out at 900 C for 30 minutes.  Phosphorous 
glass is removed and the wafer is loaded for growing 
an oxide about 3000 8. 
(vi)  Formation of Gate Oxide 
Windows are now opened for gate oxide forma- 
tion, contact windows are opened also in order to re- 
duce the etching time when contact windows are opened 
prior to metal evaporation.  The oxide is about 1000 X 
thick and is grown in dry oxygen at 1000° C. 
(vii)  Memory Oxide-Nitride 
The growth of the thin silicon dioxide and 
the nitride layer is the most important step in the 
MNOS fabrication. Windows are cut for this purpose, 
24 
the PR stripped, and the wafer is now cleaned in warm 
organic solvents and rinsed in DI water.  This is fol- 
lowed by a one-minute etch in 10% HF and the wafer 
is then loaded into a very clean oxidation furnace and 
very thin oxides in the range 20-60 A are grown in dry 
oxygen at 900 C.  The wafer is annealed in nitrogen 
for 10 minutes at the same temperature.  Now the wafer 
is subjected to a forming gas anneal at 450° C for 20 
min.  This has been proven to be very effective in re- 
ducing the Si-SiO? interface state density. 
The wafers would now be introduced into the LPCVD 
reactor for silicon nitride deposition where a nitride 
film 400-500 A would be deposited from very high purity 
dichlorosilane and ammonia at a total reactor pressure 
below 1 torr at about 750° C. 
Alternately, a thin oxide may be grown by just 
dipping the wafer in DI water prior to introducing the 
wafer into the LPCVD reactor, 
(viii)  Contact Formation 
After the nitride is deposited the wafer would 
be coated with a low temperature deposited silicon di- 
oxide which would serve as a masking layer for etching 
the silicon nitride in regions where contact windows 
are to be opened.  First the deposited oxide would be 
removed from regions for contact windows and MOS gate 
regions using buffered HF and the silicon nitride would 
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then be etched in hot phosphoric acid.  After this step, 
the deposited oxide would be removed and the wafer 
cleaned in organic solvents. 
Aluminum is evaporated in a high vacuum system and 
sintered in forming gas at 450° C for 20 minutes.  This 
would in effect be a contact sintering as well as a 
post-metallization anneal step.  The metal is now pat- 
terned. 
(ix)  Passivation Coating 
The wafer would be coated by a thick deposited 
silicon dioxide layer and bonding pads opened in a sub- 
sequent photoresist sequence. 
For initial characterization of the silicon nitride 
films simple capacitors may be fabricated by depositing 
evaporated metal contacts onto wafers coated with the 
nitride film without going through any photoresist 
processes. 
3.3 Measurements and Analysis 
3.3.1 Steady-state conduction 
Steady-state current in the structure is measured 
on simple capacitors.  Substrate is n-Si and the thin 
oxide is one grown by dipping the wafer in DI water, and 
is estimated to be 20 A thick.  The silicon nitride has 
been deposited by LPCVD from a mixture of dichlorosilane 
and ammonia in the ratio 1:9 at about 750° C. Metal has 
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been evaporated aluminum and the device area is 3.15 
-3  2 10  cm .  The silicon nitride film has a refractive 
index of 1.98 which suggests a near-stoichiometric film. 
Thickness of the nitride layer has been measured by 
ellipsometry and is about 520 ft. 
The measurement set up is as shown in Fig. 12.  The 
device is contacted using fine probes in a sample probe 
station which is electrically shielded.  The DC bias 
is applied to the gate using a power supply controlled 
by a D/A converter which is programmed and controlled 
by an HP 9836 computer. ..The substrate current is mea- 
sured by a Keithley Model 616 digital electrometer.  Both 
the bias voltage and the electrometer output are fed 
to the A/D converter and the data is collected and 
stored on disks.  The currents are noted after 2 minutes 
of application of the bias.  All the leads to and from 
the probe station are of the triaxial type.  Dry nitro- 
gen is blown over the wafer during the measurement to 
minimize instability caused by room air humidity. 
The collected data is analyzed and typical plots 
of the current densities (J and J ) as a function of 
n     ox 
the respective electric fields for positive and nega- 
tive gate voltages are presented in Figs. 13(a),(b) 
and 14(a),(b). Current density as a function of the 
square root of the nitride field for positive and nega- 
tive gate voltages is given in Figs. 15(a) and 15(b). 
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3.3.2 Charge storage and threshold voltage shift 
Measurement set-up used for capacitance-voltage 
characteristic is shown in Fig. 16.  PAR Model 129A 
lock-in amplifier is used for measuring the high fre- 
quency capacitance.  A 100 kHz signal is used as the 
lock-in reference for these measurements.  A low leakage 
standard capacitance is employed for calibrating the 
output of the lock-in amplifier.  Typical plot of capa- 
citance vs. voltage has been presented in Fig. 17. 
Curve marked (a) is measured first and is representative 
of a virgin device.  The measurement is carried out 
beginning in accumulation and the data is gathered in 
about lmin. Now, a bias voltage of +30 volts is applied 
to the gate for 1 minute to saturate the nitride-oxide 
interface with electrons and curve (b) is generated. 
The device is then subjected to alternating positive and 
negative voltage pulses to bring the device back to the 
stable state and a negative saturating gate voltage is 
applied for 1 minute and curve (c) is measured. 
The maximum threshold voltage shifts for positive 
and negative gate voltages are obtained from these C-V 
curves and the DC memory window is calculated. 
The nitride thickness is calculated from the device 
capacitance in accumulation assuming a low frequency 
dielectric constant of 6.8 for the silicon nitride layer. 
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4.  DISCUSSION 
The implementation of the Low Pressure CVD system 
for depositing silicon nitride, silicon dioxide, and 
polysilicon under the design criteria for the micro- 
electronics fabrication facility has been successfully 
completed.  Among the noteworthy points about the system 
are the flexibility it offers as to the reactive gases 
that can be used at present and added in the future 
without any major modification, the very low base pres- 
sures attainable and the very low system leak rates 
considering the size of the reactors and the complexity 
of the associated gas manifolds.  The minimum achieved 
leak rates of 1 millitorr per day would, even allowing 
for worst case conditions, limit the water vapor content 
in the reactor to less than" a ppm of the reactive gases 
present.  This is particularly important in the depo- 
sition of silicon nitride films where oxygen incorpora- 
tion in the film would lead to poorer quality films. 
Also, the possibility of performing the deposition of 
silicon nitride from ultra high purity gases within such 
a reactor should lend marked control of film quality. 
In addition, it allows study of the effects of controlled 
amounts of gaseous species such as oxygen or any other 
species desirable for altering the defect formation in 
the nitride, and thus permitting control of the electri- 
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cal properties of the films.  The reactor may also be 
used for vacuum annealing studies on the deposited films. 
The system, however, has certain limitations too. 
One major limitation is the fact that the range of total 
pressures over which the reactors can be used, for a 
given mass input of the reactive gases, is limited.  The 
limitation arises partly from the conductance limited 
pumping speed of the system, and partly from an inade- 
quate backing pump capacity.  Yet, a wider range of re- 
actor total pressures under varied mass inputs is possi- 
ble, and the limitations..themselves can be overcome 
with a little modification. 
Above all, the system ensures high safety standards 
by minimizing chances of personnel-initiated accidents 
through inadvertent or careless handling. 
The steady-state current measurements on the MNOS 
capacitors reveal certain features.  It has been found 
that the currents are smaller under negative gate volt- 
ages as compared to positive gate voltages.  So also 
the maximum threshold voltage shifts observed indicate 
that the threshold shift is higher under negative gate 
voltages.  Thus there is a relatively larger hole stor- 
age in the nitride which in effect shields the applied 
negative bias resulting in a smaller nitride field under 
negative bias as compared to the field present under 
the same positive gate bias. 
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5.  CONCLUSION 
It is possible to deposit silicon nitride films 
with improved electrical characteristics by Low Pres- 
sure Chemical Vapor Deposition from a gaseous mixture . 
of dichlorosilane and ammonia.  Improved LPCVD system 
design permitting very precise control of the process 
parameters such as temperature, total pressure, partial 
pressures of the gaseous species present, would be a 
step closer to realizing the potential offered by the 
nonvolatile MNOS memory devices. ■• We have designed and 
implemented such a system which would lend better con- 
trol of the film growth conditions, designed and fabri- 
cated test patterns for the electrical characterization 
of the insulating films and the memory devices, and de- 
veloped an automatic data acquisition set up for easy 
and better controlled electrical measurements and ana- 
lysis of data.  Thus it is possible to deposit(films 
with high film quality, to characterize the deposited 
films, and to modify the film properties as desired 
for realizing the MNOS memory devices with improved 
operational characteristics, as well as to study the 
underlying physics of the device operation. 
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Appendix A 
Design Rules for the Test Pattern 
Grid Size, A = 5 microns 
CONTACT WINDOW   (minimum dimensions) 
(contact window) 
(minimum channel length) 
(overlap) 
(line width) 
(line spacing) 
(line width) 
(line spacing) 
(increase due to process) 
(line width) 
(line spacing) 
(overlap of P~) 
DIFFUSED BORDER 
GATE WINDOW 
METAL 
N ,+ 
,+ 
P+ to N ,+ (spacing) 
2A x 3A 
2A 
3A 
1A 
3A 
3A 
2A 
3A 
2 A 
2A 
3A 
1A inside 
3A outside 
4A 
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Appendix B 
Test Structures:  MNOS Capacitors and Transistors 
C1-C4    Capacitors 
Cl       n silicon substrate, memory window within 
gate window.  Area:  400 ym x 400 ym 
C2      MOS capacitor on n-Si with the gate oxide 
for CMOS transistors.  Area:  400 ym x 400 ym 
C3       p~ silicon substrate (p-well of CMOS), memory 
window overlapping the gate window.  Area: 
420 ym x 420 ym 
C4      n silicon substrate (starting wafer), over- 
lapping memory.  Area:  420 ym x 420 ym 
T1-T4    Transistors (conventional type) 
Tl       n-channel MNOS transistor; allows implant 
layer characterization, p-well substrate 
T2       n-channel MNOS transistor on p" silicon well 
T3       p-channel MNOS transistor; allows implant 
layer characterization.  Starting n~ Si 
substrate 
T4       p-channel MNOS transistor 
T5-T8    Small geometry devices.  Channel length: 
60 ym, Channel width:  80 ym 
T9-T12   Channel length:  180 ym, Channel width:  80 ym 
T5,T9    Drain-Source-Protected p-channel transistor 
T6,T10   Conventional type p-channel transistor 
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T7,T11   Drain-Source-Protected n-channel transistors 
T8,T12   Conventional type n-channel transistor 
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